Cirrus-logic EP73xx Manuale Utente Pagina 79

  • Scaricare
  • Aggiungi ai miei manuali
  • Stampa
  • Pagina
    / 158
  • Indice
  • SEGNALIBRI
  • Valutato. / 5. Basato su recensioni clienti
Vedere la pagina 78
EP7309/11/12 Users Manual - DS508UM4 6-5
Copyright Cirrus Logic, Inc. 2003
Processor Support
66
6
Note: Bold indicates active byte lane.
Values seen above are not values stored into memory but what is actually seen on the
memory bus. Given the architecture, only load and store instructions will be affected
by endianess. For more information, refer toARM Application Note 61, Big and Little
Endian Byte Addressing.
Word + 2 (H) 11223344 44 33 44 33 44 33 44 33
Word + 3 (H) 11223344 44 33 44 33 44 33 44 33
Word + 0 (B) 11223344 44 44 44 44 44 44 44 44
Word + 1 (B) 11223344 44 44 44 44 44 44 44 44
Word + 2 (B) 11223344 44 44 44 44 44 44 44 44
Word + 3 (B) 11223344 44 44 44 44 44 44 44 44
Table 6-5: Effect on Endianess on Write Operations (Continued)
Address
(W/B)
Register
Contents
Byte Lanes to Memory / Ports / Registers
Big Endian Memory Little Endian Memory
7:0 15:8 23:16 31:24 7:0 15:8 23:16 31:24
Vedere la pagina 78
1 2 ... 74 75 76 77 78 79 80 81 82 83 84 ... 157 158

Commenti su questo manuale

Nessun commento