Cirrus-logic EP7311 Manuale Utente Pagina 20

  • Scaricare
  • Aggiungi ai miei manuali
  • Stampa
  • Pagina
    / 42
  • Indice
  • SEGNALIBRI
  • Valutato. / 5. Basato su recensioni clienti
Vedere la pagina 19
20 Copyright Cirrus Logic, Inc. 2011
(All Rights Reserved) DS506F2
EP7311
High-Performance, Low-Power System on Chip
SDRAM Refresh Cycle
Note: 1. Timings are shown with CAS latency = 2
2. The SDCLK signal may be phase shifted relative to the rest of the SDRAM control and data signals due to uneven loading.
Designers should take care to ensure that delays between SDRAM control and data signals are approximately equal
SDCLK
SDCS
SDRAS
SDCAS
SDQM
[3:0]
SDMWE
SDATA
ADDR
t
CSa
t
RAa
t
CSd
t
RAd
t
CAa
t
CAd
Figure 6. SDRAM Refresh Cycle Timing Measurement
Vedere la pagina 19
1 2 ... 15 16 17 18 19 20 21 22 23 24 25 ... 41 42

Commenti su questo manuale

Nessun commento